

10Gbps 1310nm XFP Transceiver

(Up to 10km transmission)

Members of Flexon[™] Family



Features

- Support 10GE application at the data-rate of 10.3125Gbps and 9.953Gbps
- Up to 10km transmission
- ♦ 1310nm uncooled EML and PIN receiver
- XFI electrical interface
- 2-wire interface for integrated Digital Diagnostic monitoring
- XFP MSA package with duplex LC connector
- Hot pluggable
- Very low EMI and excellent ESD protection
- +5V, +3.3V power supply
- Power consumption less than 2.5 W
- Support industrial temperature

Applications

- 10GBASE-LR at 10.3125Gbps
- 10GBASE-LW at 9.953Gbps
- Other optical links

Standard

- Compliant with XFP MSA
- Compliant with IEEE 802.3ae-2002

- Compliant with FCC 47 CFR Part 15, Class B
- Compliant with FDA 21 CFR 1040.10 and 1040.11, Class I
- RoHS compliance

Description

FTM-33X0C-X10G is a high performance, cost effective modules, which is optimized for 10G Ethernet, supporting data-rate of 10.3125Gbps (10GBASE-LR) or 9.953Gbps (10GBASE-LW), and transmission distance up to 10km.

The transceiver consists of two sections: The transmitter section incorporates a 1310nm uncooled EML, driver and re-timer. The receiver section consists of a PIN photodiode integrated with a transimpedance preamplifier (TIA) and CDR.

The module is hot pluggable into the 30-pin connector. The high-speed electrical interface is base on low voltage logic, with nominal 100 Ohms differential impedance and AC coupled in the module. The optical output can be disabled by LVTTL logic high-level input of TX_DIS. Loss of signal (RX_LOS) output is provided to indicate the loss of an input optical signal of receiver.

A serial EEPROM in the transceiver allows the user to access transceiver monitoring and configuration data via the 2-wire XFP Management Interface. This interface uses a single address, A0h, with a memory map divided into a lower and upper area. Basic digital diagnostic (DD) data is held in the lower area while specific data is held in a series of tables in the high memory area.



Regulatory Compliance

The transceivers are tested according to American and European product safety and electromagnetic compatibility regulations (See Table 1). For further information regarding regulatory certification, please refer to Fiberxon regulatory specification and safety guidelines, or contact with Fiberxon, Inc. America sales office listed at the end of the documentation.

Table 1- Regulatory Compliance

Feature	Standard	Performance		
Electrostatic Discharge	MIL-STD-883E	Class 1(>500 V)		
(ESD) to the Electrical Pins	Method 3015.7	Class 1(>500 V)		
Electrostatic Discharge (ESD)	IEC 61000-4-2	Compliant with standards		
to the Duplex LC Receptacle	GR-1089-CORE	Compliant with standards		
Floatramagnatia	FCC Part 15 Class B			
Electromagnetic	EN55022 Class B (CISPR 22B)	Compliant with standards		
Interference (EMI)	VCCI Class B			
Immunity	IEC 61000-4-3	Compliant with standards		
	FDA 21CFR 1040.10 and 1040.11	Compliant with Class 1 laser		
Laser Eye Safety		product.		
	EN60950, EN (IEC) 60825-1,2	TUV Certificate No. 50083024		
Component Recognition	UL and CSA	UL file E223705		

Absolute Maximum Ratings

Stress in excess of the maximum absolute ratings can cause permanent damage to the module.

Table 2 - Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
Storage Temperature	Ts	-40	+85	°C
Supply Voltage	V _{CC5}	-0.5	6.0	V
Supply vollage	V _{CC3}	-0.5	4.0	V
Operating Relative Humidity	RH		85	%

Recommended Operating Conditions

Table 3 - Recommended Operating Conditions

Pa		Symbol	Min.	Typical	Max.	Unit	
-		Standard	- Cymilon	0	Тургост	+70	O I III
Operating Temperature	Case	Extended	T _C	-40		+70	°C
Temperature		Industrial		-40		+85	
Devices Council of Veltages			V_{CC5}	4.75	5.0	5.25	V
Power Supply Voltage			V _{CC3}	3.13	3.3	3.47	V
Power Supply Current			I _{CC5}			200	mA
			I _{CC3}			500	IIIA
Power Dissipation			P _D			2.5	W
Data Rate					9.953/10.3125		Gbps



Optical Characteristics

Table 4 - Optical Characteristics

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
	Transı	mitter				
Operating Data Rate			9.953/ 10.3125		Gbps	
Centre Wavelength	λ _C	1260		1355	nm	
Average Output Power	P _{out}	-8.2		+0.5	dBm	1
Optical Modulation Amplitude	OMA	-5.2			dBm	1
Spectral Width	Δλ			1	nm	
Side Mode Suppression Ratio	SMSR	30			dB	
Extinction Ratio	EX	3.5			dB	2
Dispersion Penalty	DP			3.2	dB	2
Optical Eye Mask		Complia	nt with IEEE	802.3ae		
	Rece	iver				
Operating Data Rate			9.953/ 10.3125		Gbps	
Centre Wavelength	λ _C	1260		1600	nm	
Receiver Sensitivity	P _{IN}		-16	-14.4	dBm	3
Receiver Sensitivity in OMA	P _{IN}			-12.6	dBm	3
Receiver Overload	P _{IN}	0.5			dBm	3
LOS Assert	LOS _A	-25			dBm	
LOS Deassert	LOS _D			-15	dBm	
LOS Hysteresis		1		4	dB	
Receiver Reflectance				-12	dB	

Notes:

- 1. The optical power is launched into SMF.
- 2. Measured with a PRBS 2³¹-1 test pattern @10.3125Gbps.
- Measured with a PRBS 2³¹-1 test pattern @10.3125Gbps, BER≤10⁻¹².



Electrical Characteristics

Table 5 - Electrical Characteristics

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes		
High-speed Signal (CML) Interface Spec	ification							
Input Data Data			9.953/		Chno			
Input Data Rate			10.3125		Gbps			
Differential Data Input Amplitude		120		1200	mVpp	1		
Input Differential Impedance			100		Ω			
Output Data Data			9.953/		Chno			
Output Data Rate			10.3125		Gbps			
Differential Date Output Amplitude		500		800	mVpp	1		
Output Differential Impedance			100		Ω			
Low-speed Signal (LVTTL) Interface Spe	cification							
Input High Voltage		2.0		Vdd1=3.3	V			
Input Low Voltage		GND		0.8	V			
Output High Voltage		2.4		Vdd1=3.3	V			
Output Low Voltage		GND		0.4	V			
2 Wire Serial Interface (LVTTL) Specifica	ation							
Clock Frequency f _{SCL} 400 kHz								
Reference Clock (PECL) Interface Speci	Reference Clock (PECL) Interface Specification							
No reference clock								

Notes:

1. Internally AC coupled



Management Interface

The structure of the memory map is shown in Figure 1, which is accessible over a 2 wire serial interface at the 8-bit address 1010000X (A0h). The normal 256 Byte I2C address space is divided into lower and upper blocks of 128 Bytes. The lower block of 128 Bytes is always directly available and is used for the diagnostics and control function. The monitoring specification is shown in Table 6. Multiple blocks of memories are available in the upper 128 Bytes of the address space. These are individually addressed through a table select Byte which the user enters into a location in the lower address space. Thus, there is a total available address space of 128 * 256 = 32Kbytes in this upper memory space. The contents of Table 01h are list in table 7 below. PLS refer INF-8077i (Revision 4.0) for detailed information.




Figure 1, 2-wire Serial Digital Diagnostic Memory Map

Table 6 - Monitoring Specification

Data Address	Parameter	Range	Accuracy
		-10 to +80°C (Standard)	
96-97	Temperature	-40 to +80°C (Extended)	±3°C
		-40 to +90°C (Industrial)	
100-101	Bias Current	0 to 100mA	±10%
102-103	TX Power	-9 to +1dBm	±2dB
104-105	RX Power	-16 to 0dBm	±2dB
106-107	V _{CC5} Voltage	+4.5V to +5.5V	±3%
108-109	V _{CC3} Voltage	+3.0V to +3.7V	±3%



Table 7 - Serial ID Memory Contents (Table 01h)

	Field			
Addr.	Size	Name of Field	Hex	Description
	(Bytes)			
128	1	Identifier	06	XFP
129	1	Ext. Identifier	50	TX Ref Clock Input not Required
130	1	Connector	07	LC Connector
131-138	8	Transceiver	44 00 00 00 00 00 00 00	10GBASE-LR/W
139	1	Encoding	10	NRZ
140	1	BR-Min	63	9.953Gbps
141	1	BR-Max	6F	11.1Gbps
142	1	Length (9um)-km	0A	10km
143	1	Length (E-50um)	00	
144	1	Length (50um)	00	
145	1	Length (62.5um)	00	
146	1	Length (copper)	00	
147	1	Device Tech	60	1310nm EML, PIN Detector
440,400	40	\/andannana	46 49 42 45 52 58 4F 4E	"FIREDVONING "/ACCIT)
148-163	16	Vendor name	20 49 4E 43 2E 20 20 20	"FIBERXON INC. "(ASC II)
164	1	CDR Support	F8	CDR supports 9.953Gbps~11.1Gbps
165-167	3	Vendor OUI	00 00 00	
160 100	16	Vander DN	46 54 4D 2D 33 33 58 30	"FTM 22V0C V40C" (ACC II)
168-183	16	Vendor PN	43 2D 58 31 30 47 20 20	"FTM-33X0C-X10G" (ASC II)
184-185	2	Vendor rev	xx xx	ASC II ("32 61" means 2a revision)
186-187	2	Wavelength	66 58	1310nm
188-189	2	Wavelength Tolerance	25 1C	+/- 47.5nm
190	1	Max Case Temp	xx	"46" is 70degC, "55" is 85degC
191	1	CC_BASE		Check sum of bytes 128 - 190
100 105	4	Davisa Consulto	7D 00 45 00	2.5W (max), 1.5W (max, power down mode),
192-195	4	Power Supply	7D 96 45 00	200mA(max, +5.0V), 500mA (max, +3.3V)
100 011	40	Mandan CN	xx xx xx xx xx xx xx xx	ACCII
196-211	16	Vendor SN	xx xx xx xx xx xx xx xx	ASC II.
212-219	8	Vendor date code	xx xx xx xx xx xx 20 20	Year (2 bytes), Month (2 bytes), Day (2 bytes)
220	1	Diagnostic type	08	No BER Support, Average Power
221	1	Enhanced option	60	Optional Soft Tx_Disable and P_Down
222	1	Aux Monitoring	67	+5.0V and +3.3V Supply Voltage
223	1	CC EXT	xx	Check sum of bytes 192 - 222
224-255	32	Vendor specific		Reserved By Vendor



Recommended Host Board Power Supply Circuit

Figure 2 shows the recommended host board power supply circuit.




Figure 2, Recommended Host Board Power Supply Circuit

Recommended Interface Circuit

Figure 3 shows the recommended interface circuit.




Figure 3, Recommended Interface Circuit



Pin Definitions

Figure 4 below shows the pin numbering of XFP electrical interface. The pin functions are described in Table 5 with some accompanying notes.




Figure 4, Pin View

Table 8 - Pin Function Definitions

Pin	Logic	Symbol	Name/Description	Note
1		GND	Module Ground	1
2		V _{EE5}	Optional -5.2V Power Supply (Not implemented)	
3	LVTTL-I	Mod_Desel	Module De-select; When held low allows the module to respond to	
			2-wire serial interface	
4	LVTTL-O	Interrupt	Interrupt; Indicates presence of an important condition which can	2
			be read over the 2-wire serial interface	
5	LVTTL-I	TX_DIS	Transmitter Disable; Turns off transmitter laser output	
6		V _{CC5}	+5V Power Supply	



8 V _{CC3} +3.3V Power Supply 9 V _{CC3} +3.3V Power Supply 10 LVTTL-I/O SCL 2-Wire Serial Interface Clock 2 11 LVTTL-I/O SDA 2-Wire Serial Interface Data Line 2 12 LVTTL-O Mod_Abs Indicates Module is not present. Grounded in the Module 2 13 LVTTL-O Mod_NR Module Not Ready; Indicating Module Operational Fault 2 14 LVTTL-O RX_LOS Receiver Loss Of Signal Indicator 2 15 GND Module Ground 1 16 GND Module Ground 1 17 CML-O RD- Receiver Inverted Data Output 18 CML-O RD+ Receiver Non-Inverted Data Output 19 GND Module Ground 1 20 V _{CC2} +1.8V Power Supply (Not implemented). 3 21 LVTTL-I P_Down/RST Power down; When high, requires the module to limit power consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode. Reset;	7		GND	Module Ground	1
10 LVTTL-I/O SCL 2-Wire Serial Interface Clock 2 11 LVTTL-I/O SDA 2-Wire Serial Interface Data Line 2 12 LVTTL-O Mod_Abs Indicates Module is not present. Grounded in the Module 2 13 LVTTL-O Mod_NR Module Not Ready; Indicating Module Operational Fault 2 14 LVTTL-O RX_LOS Receiver Loss Of Signal Indicator 2 15 GND Module Ground 1 16 GND Module Ground 1 17 CML-O RD- Receiver Inverted Data Output 1 18 CML-O RD- Receiver Non-Inverted Data Output 1 19 GND Module Ground 1 20 V _{CC2} +1.8V Power Supply (Not implemented). 3 21 LVTTL-I P_Down/RST Power down; When high, requires the module to limit power consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode. Reset; The falling edge initiates a complete reset of the module including the2-wire serial interface, equivalent to a power cycle. 22 V _{CC2} +1.8V Power Supply (Not implemented) 3 23 GND Module Ground 1 24 PECL-I RefCLK+ Not used, internally terminated to 50ohm (100ohm diff). 4 25 PECL-I RefCLK- Not used, internally terminated to 50ohm (100ohm diff). 4 26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter Inverted Data Input	8		V _{CC3}	+3.3V Power Supply	
111 LVTTL-I/O SDA 2-Wire Serial Interface Data Line 2 12 LVTTL-O Mod_Abs Indicates Module is not present. Grounded in the Module 2 13 LVTTL-O Mod_NR Module Not Ready; Indicating Module Operational Fault 2 14 LVTTL-O RX_LOS Receiver Loss Of Signal Indicator 2 15 GND Module Ground 1 16 GND Module Ground 1 17 CML-O RD- Receiver Inverted Data Output 19 GND Module Ground 1 20 V _{CC2} +1.8V Power Supply (Not implemented). 3 21 LVTTL-I P_Down/RST Power down; When high, requires the module to limit power consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode. Reset; The falling edge initiates a complete reset of the module including the2-wire serial interface, equivalent to a power cycle. 22 V _{CC2} +1.8V Power Supply (Not implemented) 3 23 GND Module Ground 1 24 PECL-I RefCLK+ Not u	9		V _{CC3}	+3.3V Power Supply	
12 LVTTL-O Mod_Abs Indicates Module is not present. Grounded in the Module 2 13 LVTTL-O Mod_NR Module Not Ready; Indicating Module Operational Fault 2 14 LVTTL-O RX_LOS Receiver Loss Of Signal Indicator 2 15 GND Module Ground 1 16 GND Module Ground 1 17 CML-O RD- Receiver Inverted Data Output 18 CML-O RD+ Receiver Non-Inverted Data Output 19 GND Module Ground 1 20 V _{CC2} +1.8V Power Supply (Not implemented). 3 21 LVTTL-I P_Down/RST Power down; When high, requires the module to limit power consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode. 22 V _{CC2} +1.8V Power Supply (Not implemented) 3 23 GND Module Ground 1 24 PECL-I RefCLK+ Not used, internally terminated to 50ohm (100ohm diff). 4 25 PECL-I RefCLK- Not used, interna	10	LVTTL-I/O	SCL	2-Wire Serial Interface Clock	2
13	11	LVTTL-I/O	SDA	2-Wire Serial Interface Data Line	2
14	12	LVTTL-O	Mod_Abs	Indicates Module is not present. Grounded in the Module	2
15	13	LVTTL-O	Mod_NR	Module Not Ready; Indicating Module Operational Fault	2
16	14	LVTTL-O	RX_LOS	Receiver Loss Of Signal Indicator	2
17 CML-O RD- Receiver Inverted Data Output	15		GND	Module Ground	1
18	16		GND	Module Ground	1
19	17	CML-O	RD-	Receiver Inverted Data Output	
20	18	CML-O	RD+	Receiver Non-Inverted Data Output	
21 LVTTL-I P_Down/RST Power down; When high, requires the module to limit power consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode. Reset; The falling edge initiates a complete reset of the module including the2-wire serial interface, equivalent to a power cycle. 22 V _{CC2} +1.8V Power Supply (Not implemented) 3 23 GND Module Ground 1 24 PECL-I RefCLK+ Not used, internally terminated to 50ohm (100ohm diff). 4 25 PECL-I RefCLK- Not used, internally terminated to 50ohm (100ohm diff). 4 26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter Inverted Data Input 29 CML-I TD+ Transmitter Non-Inverted Data Input	19		GND	Module Ground	1
consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode. Reset; The falling edge initiates a complete reset of the module including the2-wire serial interface, equivalent to a power cycle. 22	20		V _{CC2}	+1.8V Power Supply (Not implemented).	3
functional in the low power mode. Reset; The falling edge initiates a complete reset of the module including the2-wire serial interface, equivalent to a power cycle. 22	21	LVTTL-I	P_Down/RST	Power down; When high, requires the module to limit power	
Reset; The falling edge initiates a complete reset of the module including the2-wire serial interface, equivalent to a power cycle. 22				consumption to 1.5W or below. 2-Wire serial interface must be	
including the2-wire serial interface, equivalent to a power cycle. 22				functional in the low power mode.	
22V _{CC2} +1.8V Power Supply (Not implemented)323GNDModule Ground124PECL-IRefCLK+Not used, internally terminated to 50ohm (100ohm diff).425PECL-IRefCLK-Not used, internally terminated to 50ohm (100ohm diff).426GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter Inverted Data Input29CML-ITD+Transmitter Non-Inverted Data Input				Reset; The falling edge initiates a complete reset of the module	
23GNDModule Ground124PECL-IRefCLK+Not used, internally terminated to 50ohm (100ohm diff).425PECL-IRefCLK-Not used, internally terminated to 50ohm (100ohm diff).426GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter Inverted Data Input29CML-ITD+Transmitter Non-Inverted Data Input				including the2-wire serial interface, equivalent to a power cycle.	
24PECL-IRefCLK+Not used, internally terminated to 50ohm (100ohm diff).425PECL-IRefCLK-Not used, internally terminated to 50ohm (100ohm diff).426GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter Inverted Data Input29CML-ITD+Transmitter Non-Inverted Data Input	22		V _{CC2}	+1.8V Power Supply (Not implemented)	3
25 PECL-I RefCLK- Not used, internally terminated to 50ohm (100ohm diff). 4 26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter Inverted Data Input 29 CML-I TD+ Transmitter Non-Inverted Data Input	23		GND	Module Ground	1
26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter Inverted Data Input 29 CML-I TD+ Transmitter Non-Inverted Data Input	24	PECL-I	RefCLK+	Not used, internally terminated to 50ohm (100ohm diff).	4
27 GND Module Ground 1 28 CML-I TD- Transmitter Inverted Data Input 29 CML-I TD+ Transmitter Non-Inverted Data Input	25	PECL-I	RefCLK-	Not used, internally terminated to 50ohm (100ohm diff).	4
28 CML-I TD- Transmitter Inverted Data Input 29 CML-I TD+ Transmitter Non-Inverted Data Input	26		GND	Module Ground	1
29 CML-I TD+ Transmitter Non-Inverted Data Input	27		GND	Module Ground	1
· ·	28	CML-I	TD-	Transmitter Inverted Data Input	
30 GND Module Ground 1	29	CML-I	TD+	Transmitter Non-Inverted Data Input	
	30		GND	Module Ground	1

- 1. Module ground pins GND are isolated from the module case and chassis ground within the module.
- 2. Shall be pulled up with 4.7K-10Kohms to a voltage between 3.15V and 3.45V on the host board.
- 3. The pins are open within module.
- 4. Reference Clock is not required.



Mechanical Design Diagram





Figure 5, Mechanical Design Diagram of XFP

Ordering information



Part No.	Product Description
FTM-33X0C-X10G	1310nm EML, multi-rate for 10GE 10km, XFP, 0°C~+70°C, RoHS Compliance
FTM-33X0C-X10EG	1310nm EML, multi-rate for 10GE, 10km, XFP, -40°C~+70°C, RoHS Compliance
FTM-33X0C-X10iG	1310nm EML, multi-rate for 10GE, 10km, XFP, -40°C~+85°C, RoHS Compliance

Nov. 1, 2006

Related Documents

INF-8077i (10 Gigabit Small Form Factor Pluggable Module), Revision 4.0

Obtaining Document

You can visit our website:

http://www.fiberxon.com

Or contact with Fiberxon, Inc. America Sales Office listed at the end of documentation to get the latest documents.

Revision History

Revision	Initiate	Review	Approve	Subject	Release Date
Rev. 1a	Andy.Xiao	Stella.Li	Alain.Shang	Initial datasheet	Mar. 20, 2006
Rev. 1b	Andy.Xiao	Stella.Li	Alain.Shang	Changed extended temperature	Mar. 28, 2006
				from "-5~+85°C" to "-20~+85°C"	
Rev.1c	Andy.Xiao	Stella.Li	Alain.Shang	Changed extended temperature	Nov. 1, 2006
				from "-5~+85°C" to "-40~+70°C"	

© Copyright Fiberxon Inc. 2006

All Rights Reserved.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons.

The information contained in this document does not affect or change Fiberxon product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Fiberxon or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environment may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will Fiberxon be liable for damages arising directly from any use of the information contained in this document.

Contact

U.S.A. Headquarter: 5201 Great America Parkway, Suite 340 Santa Clara, CA 95054

U. S. A.

Tel: 408-562-6288 Fax: 408-562-6289

Or visit our website: http://www.fiberxon.com